Course Material

Digital Logic

Faculty
CSIT
Semester
First
Subject Code
CSC116
Total Chapters
7+

Digital Logic Learning Resources

All study materials, past questions and viva prep in one place.

Course Syllabus

Digital Logic — Official Curriculum

Digital Logic

Course Title: Digital Logic

Course No: CSC116

Nature of the Course: Theory + Lab

Semester: First

Full Marks: 60 + 20 + 20

Pass Marks: 24 + 8 + 8

Credit Hrs: 3

 

Course Description:

This course covers the concepts of digital logic and switching networks. The course includes the fundamental concepts of boolean algebra and its application for circuit analysis, multilevel gates networks, flip-lops, counters logic devices and synchronous and asynchronous sequential logic and digital integrated circuits.

 

Course Objectives:

The main objective of this course is to introduce the basic tools for the design of digital circuits and introducing methods and procedures suitable for a variety of digital design applications.

 

Course Contents:

 

Unit 1: Binary Systems (6 Hrs.)

Digital Systems, Binary numbers, Number base conversion, Octal and hexadecimal numbers, compliments, Signed Binary numbers, Decimal codes (BCD, 2 4 2 1,8 4 -2 -1,Excess 3, Gray Code), Binary Storage and Registers, Binary logic

 

Unit 2: Boolean algebra and Logic Gates (5 Hrs.)

Basic and Axiomatic definitions of Boolean algebra, Basic Theorems and properties of Boolean Algebra, Boolean Functions, Logic Operations, Logic Gates, Integrated Circuits

 

Unit 3: Simplification of Boolean Functions (5 Hrs.)

K-map, Two and Three variable maps, Four variable maps, product of sum simplification, NAND and NOR implementation, Don’t Care conditions, Determinant and selection of Prime Implicants

 

Unit 4: Combinational Logic (5 Hrs.)

Design Procedure, Adders, Subtractors, Code Conversions, Analysis Procedure, Multilevel NAND and NOR Circuits, Exclusive-OR Circuits

 

Unit 5: Combinational Logic with MSI and LSI (8 Hrs.)

Binary Parallel Adder and Subtractor, Decimal Adder, Magnitude Comparator, Decoders and Encoders, Multiplexers, Read-only-Memory (ROM), Programmable Logic Array (PLA), Programmable Array Logic (PAL)

 

Unit 6: Synchronous and Asynchronous Sequential Logic (10 Hrs.)

Flip-Flops, Triggering of flip-flops, Analysis of clocked sequential circuits, Design with state equations and state reduction table, Introduction to Asynchronous circuits, Circuits with latches.

 

Unit 7: Registers and Counters (6 Hrs.)

Registers, Shift registers, Ripple Counters, Synchronous Counters, Timing Sequences, The memory

 

Laboratory Works:

Students should be able to realize following digital logic circuits as a part of laboratory work.

  • Familiarizations with logic gates
  • Combinatorial Circuits
  • Code Converters
  • Design with Multiplexers
  • Adders and Subtractors
  • Flip-Flops
  • Sequential Circuits
  • Counters
  • Clock Pulse Generator

 

Text Books:

  1. M. Morris Mano, “Digital Logic & Computer Design”

Reference Books:

  1. Brain Holdsworth, “Digital Logic Design”, Elsevier Science.
  2. John Patrick Hayes, “Introduction to Digital Logic Design”, Addison-Wesley.
  3. M. Morris Mano and Charles Kime, “Logic and Computer Design Fundamentals”, Pearson New International.

h

No videos added yet.

Text Book

Official reference book for Digital Logic

No textbook uploaded yet.

Tribhuvan University

Institute of Science and Technology

Bachelor Level / First-Semester / Science

Computer Science and Information Technology ( CSC116 )

Digital Logic

Full Marks: 60 + 20 + 20

Pass Marks: 24 + 8 + 8

Time: 3 Hours

Candidates are required to give their answers in their own words as far as practicable.

The figures in the margin indicate full marks.

SECTION A

Answer any two questions.
1

Differentiate between synchronous and asynchronous counter. Design a 3-bit synchronous binary counter using T Flip Flop. Draw its timing diagram.

Differentiate between synchronous and asynchronous counter. Design a 3-bit synchronous binary counter using T Flip Flop. Draw its timing diagram.

2

Explain De-Morgan’s Law. Simplify the Boolean function F(P,Q,R,S) =Π(0,1,4,5,11,14,15) and d(P,Q,R,S) =Σ(2,3,7,8,9,13) using K-Map in both SOP and POS form.

Explain De-Morgan’s Law. Simplify the Boolean function F(P,Q,R,S) =Π(0,1,4,5,11,14,15) and d(P,Q,R,S) =Σ(2,3,7,8,9,13) using K-Map in both SOP and POS form.

3

Explain design procedure of combinatorial circuits. Design a combinatorial circuit with three inputs x, y, and z, and three outputs A, B, and C. When the binary input is 0, 1, 2 or 3, the binary output is one greater than the input. When the input is 4, 5, 6, or 7, the binary output is one less than the input.

Explain design procedure of combinatorial circuits. Design a combinatorial circuit with three inputs x, y, and z, and three outputs A, B, and C. When the binary input is 0, 1, 2 or 3, the binary output is one greater than the input. When the input is 4, 5, 6, or 7, the binary output is one less than the input.

SECTION B

Answer any eight questions.

1

Given A=46 and B=35 represent them in binary and perform A-B using 1’s complement method.

Given A=46 and B=35 represent them in binary and perform A-B using 1’s complement method.

2

What is Multiplexer. Design 8 to 1 Multiplexer with low level Multiplexers.

What is Multiplexer. Design 8 to 1 Multiplexer with low level Multiplexers.

3

Write about D flip flop with necessary circuit, block diagram, characteristic table and equation.

Write about D flip flop with necessary circuit, block diagram, characteristic table and equation.

4

Simplify F(A, B, C, D) = Σ(1,3,4,6,9,11,12,14) and realize the equation using NOR gates only.

Simplify F(A, B, C, D) = Σ(1,3,4,6,9,11,12,14) and realize the equation using NOR gates only.

5

Mention different types of shift registers. Explain SIPO with timing diagram.

Mention different types of shift registers. Explain SIPO with timing diagram.

6

What is decoder? Describe the 3 to 8 line decoder circuit.

What is decoder? Describe the 3 to 8 line decoder circuit.

7

Explain state diagram, state table, state reduction and state assignment with suitable example.

Explain state diagram, state table, state reduction and state assignment with suitable example.

8

Design a 2 bit asynchronous binary counter using T flip flop. Draw its timing diagram.

Design a 2 bit asynchronous binary counter using T flip flop. Draw its timing diagram.

9

Write short notes on:

  • Encoder
  • Error detection codes

Write short notes on:

  • Encoder
  • Error detection codes

Tribhuvan University

Institute of Science and Technology

Bachelor Level / First-Semester / Science

Computer Science and Information Technology ( CSC116 )

Digital Logic

Full Marks: 60 + 20 + 20

Pass Marks: 24 + 8 + 8

Time: 3 Hours

Candidates are required to give their answers in their own words as far as practicable.

The figures in the margin indicate full marks.

SECTION A

Answer any two questions.
1

What is combinational circuit? Design a combinational circuit with four inputs that represent a decimal digit in BCD and four output lines that generate the 1’s complement of the input binary patterns.

What is combinational circuit? Design a combinational circuit with four inputs that represent a decimal digit in BCD and four output lines that generate the 1’s complement of the input binary patterns.

2

What is asynchronous counter? Design asynchronous counter that counts the sequence of 0-1-4-6-7 using T flip-flop.

What is asynchronous counter? Design asynchronous counter that counts the sequence of 0-1-4-6-7 using T flip-flop.

3

Implement the Boolean function F(P,Q,R,S) = ∑ (3,4,6,8,9,14) using:

  1. 8 to 1 multiplexer
  2. PLA
  3. Decoder

Implement the Boolean function F(P,Q,R,S) = ∑ (3,4,6,8,9,14) using:

  1. 8 to 1 multiplexer
  2. PLA
  3. Decoder

SECTION B

Answer any eight questions.

1

Perform the following operations:

  1. (011101)2 – (110011)2 using 2’s complement
  2. (89344)10– – (98654)10 using 9’s complement.

Perform the following operations:

  1. (011101)2 – (110011)2 using 2’s complement
  2. (89344)10– – (98654)10 using 9’s complement.
2

If f(P,Q,R,S) = ∑(3,4,7,8,14) and d(P,Q,R,S) = ∑(1,6,9,13). Simplify using K-map and design the circuit using minimum number of NAND gates.

If f(P,Q,R,S) = ∑(3,4,7,8,14) and d(P,Q,R,S) = ∑(1,6,9,13). Simplify using K-map and design the circuit using minimum number of NAND gates.

3

What is the drawback of RS Flipflop? Explain D Flip Flop in detail with a logic diagram, characteristics table, and characteristics equation.

What is the drawback of RS Flipflop? Explain D Flip Flop in detail with a logic diagram, characteristics table, and characteristics equation.

4

Design a full subtractor with necessary tables and logic diagram.

Design a full subtractor with necessary tables and logic diagram.

5

What is shift register? Explain 4 bit SISO and PIPO with timing diagram.

What is shift register? Explain 4 bit SISO and PIPO with timing diagram.

6

Design an asynchronous mod 11 up counter using T flip flop.

Design an asynchronous mod 11 up counter using T flip flop.

7

How race condition in JK flipflop can be resolved? Explain.

How race condition in JK flipflop can be resolved? Explain.

8

What is decoder circuit? Design 3 to 8 decoder circuit.

What is decoder circuit? Design 3 to 8 decoder circuit.

9

Write short notes on:

  • State Diagram
  • Encoder
  • Parallel Adder

Write short notes on:

  • State Diagram
  • Encoder
  • Parallel Adder

Tribhuvan University

Institute of Science and Technology

Bachelor Level / First-Semester / Science

Computer Science and Information Technology ( CSC116 )

Digital Logic

Full Marks: 60 + 20 + 20

Pass Marks: 24 + 8 + 8

Time: 3 Hours

Candidates are required to give their answers in their own words as far as practicable.

The figures in the margin indicate full marks.

SECTION A

Answer any two questions.
1

Design the sequential circuit with respect to the following state diagram using T flip flops.

Design the sequential circuit with respect to the following state diagram using T flip flops.

2

Implement F = ∑(0,1,4,5,7) using

  • a. Multiplexer
  • b. Decoder
  • c. PLA

Implement F = ∑(0,1,4,5,7) using

  • a. Multiplexer
  • b. Decoder
  • c. PLA
3

Differentiate between combinational circuit and sequential circuit. Design mod-10 synchronous counter using J-K flip-flop. Show necessary truth tables and K-maps.

Differentiate between combinational circuit and sequential circuit. Design mod-10 synchronous counter using J-K flip-flop. Show necessary truth tables and K-maps.

SECTION B

Answer any eight questions.

1

Provide one example where shift left operator can be used. Explain serial-in-serial-out register.

Provide one example where shift left operator can be used. Explain serial-in-serial-out register.

2

Carry out the following tasks

  • a. Perform 2’s complement subtraction of 010110 – 100101
  • b. Represent decimal number 10 in its BCD form

Carry out the following tasks

  • a. Perform 2’s complement subtraction of 010110 – 100101
  • b. Represent decimal number 10 in its BCD form
3

Derive the Boolean expression for sum and carry of half adder. Draw its combinational circuit. Implement it using only NOR gates.

Derive the Boolean expression for sum and carry of half adder. Draw its combinational circuit. Implement it using only NOR gates.

4

Express F’ = (x + y z)’ as a sum of min-terms.

Express F’ = (x + y z)’ as a sum of min-terms.

5

Minimize the following Boolean function using K-map F (A, B, C, D) = ∑m(0,1,2,5,7,8,9,10,13,15)

Minimize the following Boolean function using K-map F (A, B, C, D) = ∑m(0,1,2,5,7,8,9,10,13,15)

6

What are the practical implications of down counter? Explain BCD ripple counter.

What are the practical implications of down counter? Explain BCD ripple counter.

7

Design a combinational circuit with three inputs and one output. The output is 1 when the binary value of the inputs is an even number.

Design a combinational circuit with three inputs and one output. The output is 1 when the binary value of the inputs is an even number.

8

Differentiate between ROM and PLA. Explain different types of ROM.

Differentiate between ROM and PLA. Explain different types of ROM.

9

Write short notes on (Any two)

  • a. Positive Logic
  • b. I2L
  • c. ASCII

Write short notes on (Any two)

  • a. Positive Logic
  • b. I2L
  • c. ASCII

Tribhuvan University

Institute of Science and Technology

Bachelor Level / First-Semester / Science

Computer Science and Information Technology ( CSC116 )

Digital Logic

Full Marks: 60 + 20 + 20

Pass Marks: 24 + 8 + 8

Time: 3 Hours

Candidates are required to give their answers in their own words as far as practicable.

The figures in the margin indicate full marks.

SECTION A

Answer any two questions.
1

Design the sequential circuit with respect to the following state diagram using J-K flip flops.

Design the sequential circuit with respect to the following state diagram using J-K flip flops.

2

Implement F = Σ(0, 2, 3, 4, 7) using:

  • Multiplexer
  • Decoder
  • PLA

Implement F = Σ(0, 2, 3, 4, 7) using:

  • Multiplexer
  • Decoder
  • PLA
3

Difference between synchronous and asynchronous counter. Design mode-7 synchronous counter using T-flip flop. Show necessary truth tables and k-maps.

Difference between synchronous and asynchronous counter. Design mode-7 synchronous counter using T-flip flop. Show necessary truth tables and k-maps.

SECTION B

Answer any eight questions.

1

Provide one example where shift right operation can be used. Explain parallel-in-parallel-out register.

Provide one example where shift right operation can be used. Explain parallel-in-parallel-out register.

2

Carry out the following task

  • Preform 1’s complement subtraction 110101 – 100101
  • Represent decimal number 0.125 into its binary form

Carry out the following task

  • Preform 1’s complement subtraction 110101 – 100101
  • Represent decimal number 0.125 into its binary form
3

Derive the Boolean expression for sum and carry of half adder. Draw its combinational circuit. Implement it using only NAND gates.

Derive the Boolean expression for sum and carry of half adder. Draw its combinational circuit. Implement it using only NAND gates.

4

Express the Boolean function F = x + yz as product of max-terms.

Express the Boolean function F = x + yz as product of max-terms.

5

Minimize the Boolean function Boolean function using K-map
F(A, B, C, D) = Σ(0, 1, 3, 5, 7, 8, 9, 11, 13, 15)

Minimize the Boolean function Boolean function using K-map
F(A, B, C, D) = Σ(0, 1, 3, 5, 7, 8, 9, 11, 13, 15)

6

What are the practical implementations of up counter? Explain Binary ripple counter.

What are the practical implementations of up counter? Explain Binary ripple counter.

7

Design a combinational circuit with three inputs and one output. The output is 1 when the binary value of the inputs is an odd number.

Design a combinational circuit with three inputs and one output. The output is 1 when the binary value of the inputs is an odd number.

8

Differentiate between PLA and PAL. Explain 4-bit magnitude comparator

Differentiate between PLA and PAL. Explain 4-bit magnitude comparator

9

Write short notes on (Any Two):

  • Negative Logic
  • CMOS
  • EBCDIC

Write short notes on (Any Two):

  • Negative Logic
  • CMOS
  • EBCDIC

Tribhuvan University

Institute of Science and Technology

Bachelor Level / First-Semester / Science

Computer Science and Information Technology ( CSC116 )

Digital Logic

Full Marks: 60 + 20 + 20

Pass Marks: 24 + 8 + 8

Time: 3 Hours

Candidates are required to give their answers in their own words as far as practicable.

The figures in the margin indicate full marks.

SECTION A

Answer any two questions.
1

Design a combinational circuit that generates 9’s complement of a BCD number.

Design a combinational circuit that generates 9’s complement of a BCD number.

2

Implement the following functions using PLA

  • w (A, B, C, D) = Σ(2, 12, 13)
  • x (A, B, C, D) = Σ(7, 8, 9, 10, 11, 12, 13, 14, 15)
  • y (A, B, C, D) = Σ(0, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 15)
  • z (A, B, C, D) = Σ(1, 2, 8, 12, 13)

Implement the following functions using PLA

  • w (A, B, C, D) = Σ(2, 12, 13)
  • x (A, B, C, D) = Σ(7, 8, 9, 10, 11, 12, 13, 14, 15)
  • y (A, B, C, D) = Σ(0, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 15)
  • z (A, B, C, D) = Σ(1, 2, 8, 12, 13)
3

Design sequential circuit specified by the following state diagram using T flip-flops.

Design sequential circuit specified by the following state diagram using T flip-flops.

SECTION B

Answer any eight questions.

1

List two major characteristics of digital computer. Represent -6 (negative six) 8 bits in signed magnitude, signed 1’s complement and signed 2’s complement respectively. Represent decimal number 4673 in a) octal and b) BCD

List two major characteristics of digital computer. Represent -6 (negative six) 8 bits in signed magnitude, signed 1’s complement and signed 2’s complement respectively. Represent decimal number 4673 in a) octal and b) BCD

2

Where is CMOS suitable to use? Define Power dissipation. Show that the positive logic NAND gate is a negative logic NOR gate and vice versa.

Where is CMOS suitable to use? Define Power dissipation. Show that the positive logic NAND gate is a negative logic NOR gate and vice versa.

3

Simplify the following function and implement them with two level NOR gate circuit, F(w, x, y, z) = wx’ + y’z’ + w’yz’.

Simplify the following function and implement them with two level NOR gate circuit, F(w, x, y, z) = wx’ + y’z’ + w’yz’.

4

Design a full subtractor circuit with three inputs x, y, Bin and two outputs Diff and Bout.
The circuit subtracts x − y − Bin, where Bin is the input borrow,
Bout is the output borrow, and Diff is the difference.

Design a full subtractor circuit with three inputs x, y, Bin and two outputs Diff and Bout.
The circuit subtracts x − y − Bin, where Bin is the input borrow,
Bout is the output borrow, and Diff is the difference.

5

Design 4-bit even parity generator.

Design 4-bit even parity generator.

6

What is the difference between a serial and parallel transfer? Explain how to convert serial data to parallel and parallel data to serial. What type of register is needed?

What is the difference between a serial and parallel transfer? Explain how to convert serial data to parallel and parallel data to serial. What type of register is needed?

7

Explain negative-edge triggered D flip flop with necessary logic diagram and truth table.

Explain negative-edge triggered D flip flop with necessary logic diagram and truth table.

8

Illustrate the use of Binary ripple counter and BCD ripple counter.

Illustrate the use of Binary ripple counter and BCD ripple counter.

9

Write Short notes on (Any two):

  1. RTL
  2. State Reduction
  3. POS

Write Short notes on (Any two):

  1. RTL
  2. State Reduction
  3. POS

Viva Questions

Click any question to reveal the answer.

1

What is a digital system?

2

What is number base conversion? Explain with example.

3

What are complements in binary system?

4

What is Boolean algebra?

5

Explain basic logic gates.

6

What is a Karnaugh Map (K-map)?

7

What are combinational circuits? Give examples.

8

What is a half adder and full adder?

9

What is a multiplexer?

10

What are flip-flops?

11

Differentiate between synchronous and asynchronous circuits.

12

What is a register?

13

What is a counter? Explain types.

14

What is ROM, PLA, and PAL?

15

What is Gray code and why is it used?

No Lab Activities added yet.

Question
Answer